Do these 3 things before closing this tab:
1Fix the driver behind crashes, sound loss and screen glitches2Repair Windows errors before they cause bigger problems3Scan for outdated or missing drivers - takes under a minuteChipmakers can use older deep ultraviolet (DUV) lithography to make very small patterns, but doing so often means dividing a pattern across multiple exposures and extra processing. Extreme ultraviolet (EUV) can print some of the most intricate layers with fewer patterning steps. That makes DUV a poor universal replacement for EUV on the hardest layers—not a technology that has become obsolete. Leading-edge chips use both.
What makes EUV different from DUV?
Lithography projects patterns onto a silicon wafer. The light’s wavelength is one factor that affects how finely an optical system can resolve those patterns. ASML lists a wavelength of 13.5 nm for EUV, compared with 193 nm for its highest-resolution DUV systems. The much shorter EUV wavelength supports finer pattern imaging.
As an Amazon Associate I earn from qualifying purchases.
The scanners also use different optical designs: EUV systems use reflective mirrors, while DUV systems use lenses. They are distinct lithography systems, not simply the same machine with a different light source. ASML describes EUV as providing the highest resolution in high-volume manufacturing and DUV as a cornerstone of the semiconductor industry (ASML products and services).
The Tool Desk
Outbyte PC Repair FREEClear out junk files and repair common Windows errorsFree Scan →Outbyte Driver Updater FREEScan for outdated or missing drivers - takes under a minuteDriver Scan →Can DUV still print very small features?
Yes. DUV can extend patterning through multiple exposures, often called multi-patterning. Rather than printing a dense pattern in one exposure, the process divides it into parts and combines them through successive exposures and intervening processing.
This can produce the required geometry, but it adds steps and process-integration complexity. EUV’s shorter wavelength allows some intricate layers to be patterned with fewer exposures and related processing. ASML’s 2025 annual-report strategy material cites a model estimating around 20% fewer process steps per wafer for EUV single patterning than for DUV multi-patterning. That is a modeled process-step comparison—not a guaranteed fab-wide reduction in cost, energy use, or defects, and not a universal yield advantage.
Why not use multiple DUV exposures for every layer?
The practical question is not whether DUV can make a small feature at all. It is whether repeating exposures, masks, and processing is a workable way to produce a particular layer at the required manufacturing scale. Each extra patterning stage makes the process more involved. EUV can simplify patterning on layers where its resolution avoids some of that multi-patterning.
Rank #2
- AUTHENTIC SILICON SAMPLE: Real silicon wafer die sample featuring genuine wafer surface patterns, designed for semiconductor learning, research demonstration, and technology display purposes.
- NON-FUNCTIONAL SPECIMEN: This silicon sample is a display and educational specimen only. It is not an electronic component and does not perform computing or electrical functions.
- SEMICONDUCTOR EDUCATION USE: Suitable for classrooms, laboratories, engineering courses, STEM activities, and demonstrations of wafer structures and semiconductor manufacturing concepts.
- TECHNOLOGY DISPLAY ITEM: Ideal for exhibitions, science displays, collections, and demonstrations related to microelectronics and semiconductor technology.
- INDIVIDUAL PACKAGING: Each sample is separately packaged to help maintain surface cleanliness and reduce scratches during storage and handling.
There is no universal break-even cost, yield, or energy figure established by the cited comparison. Those outcomes depend on the particular design and manufacturing process; the 20% estimate concerns modeled process steps, not a blanket measure of overall fab economics.
Why do chipmakers use EUV and DUV on the same chip?
A chip contains many layers with different patterning requirements. EUV is used for the most intricate layers, while DUV prints many others. ASML describes DUV immersion systems working in combination with EUV on different layers of a chip and says DUV systems can also be used on their own (ASML 2025 annual-report strategic report). The technologies therefore have complementary roles rather than an all-or-nothing relationship.
Rank #3
- AUTHENTIC SILICON WAFER DISPLAY: Made from real silicon wafer material with visible IC lithography patterns and circuit layouts. The detailed surface features provide a realistic semiconductor technology display experience.
- MULTIPLE STANDARD SIZES: Available in 6, 8, 10, and 12 inch wafer sizes. Different sizes provide flexible options for classroom demonstrations, office displays, exhibitions, and personal collections.
- STEM EDUCATION & TECHNOLOGY LEARNING: Designed for semiconductor education, engineering training, and science demonstrations. Helps explain silicon wafers, integrated circuits, photolithography concepts, and microelectronics technology.
- PROFESSIONAL DISPLAY PIECE: Features a smooth wafer surface with detailed micro-pattern designs. Suitable for technology showcases, engineering offices, science exhibitions, and educational displays.
- UNIQUE TECHNOLOGY COLLECTION: A semiconductor-themed collectible item for engineers, students, educators, and technology enthusiasts. Ideal as a display piece, learning aid, or technology-inspired gift.
What changes with High-NA EUV?
High-NA EUV raises the numerical aperture from 0.33 to 0.55, extending EUV patterning capability. In June 2024, ASML and imec announced a joint lab intended to let manufacturers develop process integration, masks, metrology, and other parts of the ecosystem before installing production tools (ASML and imec’s lab announcement). Imec also described the ecosystem’s readiness work in February 2024 (imec’s announcement).
ASML’s 2025 annual-report filing says the first TWINSCAN EXE:5200B shipped in early April 2025 ready for high-volume manufacturing use (ASML 2025 Annual Report). A tool being ready for such use and a shipment do not establish broad customer deployment or mature yields across the industry.
Rank #4
- AUTHENTIC SILICON SAMPLE: Real silicon wafer die sample featuring genuine wafer surface patterns, designed for semiconductor learning, research demonstration, and technology display purposes.
- NON-FUNCTIONAL SPECIMEN: This silicon sample is a display and educational specimen only. It is not an electronic component and does not perform computing or electrical functions.
- SEMICONDUCTOR EDUCATION USE: Suitable for classrooms, laboratories, engineering courses, STEM activities, and demonstrations of wafer structures and semiconductor manufacturing concepts.
- TECHNOLOGY DISPLAY ITEM: Ideal for exhibitions, science displays, collections, and demonstrations related to microelectronics and semiconductor technology.
- INDIVIDUAL PACKAGING: Each sample is separately packaged to help maintain surface cleanliness and reduce scratches during storage and handling.
The practical answer
DUV remains valuable and can be extended with multi-patterning, but using it as a direct substitute for EUV on the most demanding layers can require additional exposures and processing. EUV offers a shorter wavelength and can reduce patterning steps for those layers. Because less demanding layers still suit DUV, chipmakers combine the two instead of replacing one technology with the other.
What’s actually slowing this PC down?
Pick the symptom - the matching free tool is one click away.
Quick Recap
Best Value
- AUTHENTIC SILICON WAFER SAMPLE: Real silicon wafer display specimen featuring circuit patterns, providing a visual way to explore semiconductor structures and microelectronics concepts.
- NON-FUNCTIONAL DISPLAY SPECIMEN: This silicon wafer sample is designed for education, display, and collection purposes only. It is not an operating electronic component and does not provide electrical functions.
- EDUCATIONAL SEMICONDUCTOR DEMONSTRATION: Suitable for classrooms, laboratories, STEM programs, engineering teaching, science exhibitions, and technology presentations.
- VERSATILE DISPLAY APPLICATIONS: Ideal for semiconductor-themed displays, photography props, technology art, collections, and modern decorative projects.
- MULTIPLE SIZE OPTIONS: Available in 2 inch, 5 inch, 6 inch, 8 inch, and 12 inch wafer sizes. Each wafer is carefully cleaned and individually packaged to help maintain surface appearance.
Product prices and availability are accurate as of the date/time indicated and are subject to change. Any price and availability information displayed on Amazon at the time of purchase will apply.
